In the past, the major concerns of the VLSI designer were area, speed, and cost power consideration was typically of secondary importance. In recent y ears, however, this has begun to change and, increasingly, p o wer is being given comparable weight to other design considerations. Several factors have c o n tributed to this trend, including the remarkable success and growth of the class of battery-powered, personal computing devices and wireless communications systems that demand highspeed computation and complex functionality w i t h l o w p o wer consumption. In these applications, extending the battery service life is a critical design concern. There also exists a signi cant pressure for producers of high-end products to reduce their power consumption. The main driving factors for lower power dissipation in these products are the cost associated with packaging and cooling as well as the circuit reliability. System designers have started to respond to the requirement o f p o wer-constrained system designs by a c o m bination of architectural improvements and advanced design automation methodologies and technqiues for low p o wer. In parallel, researchers and CAD tool developers have i n troduced a variety of models, algorithms, and techniques for estimating the power dissipation in VLSI circuits and systems in support of the low p o wer optimization and synthesis techniques. This article describes representative contributions to the power modeling and estimation of VLSI circuits at various levels of design abstraction.
Introduction
In the past, the major concerns of the VLSI designer were area, performance, cost and reliability power considerations were mostly of only secondary importance. In recent years, however, this has begun to change and, increasingly, p o wer is being given comparable weight to area and speed. Several factors have c o n tributed to this trend. Perhaps the primary driving factor has been the remarkable success and growth of the class of personal computing devices (portable desktops, audio-and video-based multimedia products) and wireless communications systems (personal digital assistants and personal communicators) which demand high-speed computation and complex functionality with low p o wer consumption. There also exists a strong pressure for producers of high-end products to reduce their power consumption.
When the target is a low-power application, the search for the optimal solution must include, at each l e v el of abstraction, a \design improvement loop". In such a loop, a power analyzer/estimator ranks the various design, synthesis and optimization options, and thus helps in selecting the one that is potentially more e ective from the power stand-point. Obviously, collecting the feed-back on the impact of the di erent c hoices on a level-by-level basis, instead of just at the very end of the ow (i.e., at the gatelevel), enables a shorter development time. On the other hand, this paradigm requires the availability o f p o wer simulators and estimators, as well as synthesis and optimization tools, that provide accurate and reliable results at various levels of abstraction.
It has been pointed out in the introduction that the availability of level-by-level power analysis and estimation tools that are able to provide fast and accurate results are key for increasing the e ectiveness of automatic design frameworks organized. We start this section, with a concise description of techniques for software-level estimation (Section 2). We then move to the behavioral level (Section 3), where we discuss existing power estimation approaches that rely on information-theoretic (Section 3.1), complexity-based (Section 3.2), and synthesis-based (Section 3.3) models. Finally, w e focus our attention to designs described at the RT-level (Section 4). This is the area where most of the research activity o n p o wer modeling and estimation has been concentrated in recent times we c o ver two of the most investigated classes of methods, namely, those relying on regression-based models (Section 4.1) and on sampling-based models (Section 4.2). Finally, w e m o ve to the gate-level power estimation (Section 5), where we discuss existing dynamic power estimation approaches that rely on statistical sampling (Section 5.1) and probabilistic compaction (Section 5.2) as well as probability-based signal propagation schemes (Section 5.3).
This review article may be supplemented with other surveys on the topic, including 1, 2 , 3 , 4].
Software-Level Power Estimation
The rst task in the estimation of power consumption of a digital system is to identify the typical application programs that will be executed on the system. A non-trivial application program consumes millions of machine cycles, making it nearly impossible to perform power estimation using the complete program at, say, the RT-level. Most of the reported results are based on power macro-modeling, an estimation approach which is extensive l y u s e d f o r b e h a vioral and RT-level estimation (see Sections 3 and 4).
In 5], the power cost of a CPU module is characterized by estimating the average capacitance that would switch when the given CPU module is activated. In 6], the switching activities on (address, instruction, and data) buses are used to estimate the power consumption of the microprocessor. where Energy p is the total energy dissipation of the program which is divided into three parts. The rst part is the summation of the base energy cost of each instruction (BC i is the base energy cost and N i is the number of times instruction i is executed). The second part accounts for the circuit state (SC i j is the energy cost when instruction i is followed by j during the program execution). Finally, the third part accounts for energy contribution OC k of other instruction e ects such as stalls and cache misses during the program execution.
In 8], Hsieh et al. present a new approach, called pro le-driven program synthesis, to perform RT-level power estimation for high performance CPUs. Instead of using a macro-modeling equation to model the energy dissipation of a microprocessor, the authors use a synthesized program to exercise the microprocessor in such a w ay that the resulting instruction trace behaves (in terms of performance and power dissipation) much the same as the original trace. The new instruction trace is however much shorter than the original one, and can hence be simulated on a RT-level description of the target microprocessor to provide the power dissipation results quickly.
Speci cally, this approach consists of the following steps: 1. Perform architectural simulation of the target microprocessor under the instruction trace of typical application programs. 2. Extract a characteristic pro le, including parameters such as the instruction mix, instruction/data cache miss rates, branch prediction miss rate, pipeline stalls, etc. for the microprocessor. 3. Use mixed integer linear programming and heuristic rules to gradually transform a generic program template into a fully functional program. 4. Perform RT-level simulation of the target microprocessor under the instruction trace of the new synthesized program . Notice that the performance of the architectural simulator in gate-vectors/second is roughly 3 to 4 orders of magnitude higher than that of a RT-level simulator.
This approach has been applied to the Intel Pentium processor (which is a superscalar pipelined CPU with 8KB 2-way set-associative data, instruction and data caches, branch prediction and dual instruction pipeline) demonstrating 3 to 5 orders of magnitude reduction in the RT-level simulation time with negligible estimation error.
Behavioral-Level Power Estimation
Conversely from some of the RT-level methods that will be discussed in Section 4, estimation techniques at the behavioral-level cannot rely on information about the gate-level structure of the design components, and hence, must resort to abstract notions of physical capacitance and switching activity to predict power dissipation in the design.
Information-Theoretic M o d e l s
Information theoretic approaches for high-level power estimation 9, 1 0 ] depend on information theoretic measures of activity (for example, entropy) to obtain quick p o wer estimates.
Entropy c haracterizes the randomness or uncertainty of a sequence of applied vectors and thus is intuitively related to switching activity, that is, if the signal switching is high, it is likely that the bit sequence is random, resulting in high entropy. Suppose the sequence contains t distinct vectors and let p i denote the occurrence probability o f a n y vector v in the sequence. Obviously, P t i=1 p i = 1. The entropy of the sequence is given by:
where log x denotes the base 2 logarithm of x. The entropy a c hieves its maximum value of log t when p i = 1 =t. F or an n-bit vector, t 2 n . This makes the computation of the exact entropy v ery expensive. Assuming that the individual bits in the vector are independent, then we can write:
where q i denotes the signal probability of bit i in the vector sequence. Note that this equation is only an upperbound on the exact entropy, since the bits may be dependent. This upperbound expression is, however, the one that is used for power estimation purposes. Furthermore, in 9] it has been shown that, under the temporal independence assumption, the average switching activity of a bit is upper-bounded by one half of its entropy. The power dissipation in the circuit can be approximated as: Power = 0 :5V 2 fC tot E avg where C tot is the total capacitance of the logic module (including gate and interconnect capacitances) and E avg is the average activity o f e a c h line in the circuit which is, in turn, approximated by one half of its average entropy, h avg . The average line entropy is computed by abstracting information obtained from a gate-level implementation. In 10], it is assumed that the word-level entropy per logic level reduces quadratically from circuit inputs to circuit outputs, whereas in 9] it is assumed that the bit-level entropy from one logic level to next decreases in an exponential manner. Based on these assumptions, two di erent computational models are obtained.
In If the circuit structure is given, the total module capacitance is calculated by traversing the circuit netlist and summing up the gate loadings. Wire capacitances are estimated using statistical wire load models. Otherwise, C tot is estimated by quick mapping (for example, mapping to 3-input universal gates) or by information theoretic models that relate the gate complexity of a design to the di erence of its input and output entropies. One such model proposed by Cheng 
Complexity-Based Models
These models relate the circuit power dissipation to some notion of circuit complexity. Example parameters that in uence the circuit complexity include the number and the type of arithmetic and/or Boolean operations in the behavioral description, the number of states and/or transitions in a controller description, and the number of cubes (literals) in a minimum sum-of-products (factored-form) expression of a Boolean function.
Most of the proposed complexity-based models rely on the assumption that the complexity of a circuit can be estimated by the number of \equivalent gates". This information may be generated on-the-y using analytical predictor functions, or retrieved from a pre-characterized high-level design library. An example of this technique is the chip estimation system 16], which uses the following expression for the average power dissipation of a logic module: Power = fN(Energy gate + 0 :5V 2 C load )E gate where f is the clock frequency, N is the gate equivalent count for the component, Energy gate is the average internal consumption for an equivalent gate (it includes parasitic capacitance contributions as well as short-circuit currents) per logic transition, C load is the average capacitive load for an equivalent gate (it includes fanout load capacitances and interconnect capacitances), and E gate is the average output activity f o r an equivalent gate per cycle. C load is estimated statistically based on the average fanout count in the circuit and custom wire load models. E gate is dependent on the functionality of the module. The data is pre-calculated and stored in the library and is independent of the implementation style (static vs. dynamic logic, clocking strategy), library-speci c parameters (gate inertia, glitch generation and propagation), and the circuit context in which the module is instantiated. This is an example of an implementation-independent and data-independent p o wer estimation model.
In 17], Nemani and Najm present a high-level estimation model for predicting the area of an optimized single-output Boolean function. The model is based on the assumption that the area complexity of a Boolean function f is related to the distribution of the sizes of the on-set and o -set of the function. For example, using the \linear measure", the area complexity of the on-set of f is written as:
where the set of integers fc 1 c 2 c N g consists of the distinct sizes of the essential prime implicants of the on-set and weight p i is the probability of the set of all minterms in the on-set of f which a r e c o vered by essential primes of size c i , but not by essential primes of any larger size. The area complexity of the o -set of f C 0 (f) is similarly calculated. Hence, the area complexity of function f is estimated as:
The authors next derive a family of regression curves (which happen to have exponential form) relating the actual area A(f) of random logic functions optimized by the SIS program (in terms of the number of gates) to the area complexity measure C(f) f o r di erent output probabilities of function f. These regression equations are subsequently used for total capacitance estimation and hence high-level power estimation. The work is extended in 18] to area estimation of multiple-output Boolean functions.
A similar technique would rely on predicting the quality of results produced by E D A ows and tools. The predictor function is obtained by performing regression analysis on a large number of circuits synthesized by the tools and relating circuit-speci c parameters and/or design constraints to post-synthesis power dissipation results. For example, one may be able to produce the power estimate for an unoptimized Boolean network by extracting certain structural properties of the underlying directed acyclic graph, average complexity o f e a c h node, and user-speci ed constraints and plugging these values in the predictor function.
Complexity-based power prediction models for controller circuitry have been proposed by Landman and Rabaey in 19] . These techniques provide quick estimation of the power dissipation in a control circuit based on the knowledge of its target implementation style (that is, pre-charged pseudo-NMOS or dynamic PLA), the number of inputs, outputs, states, and so on. The estimates will have a higher degree of accuracy by introducing empirical parameters that are determined by curve tting and least squared t error analysis on real data. For example, the power model for an FSM implemented in standard cells is given by: 
Synthesis-Based Models
One approach f o r b e h a vioral-level power prediction is to assume some RT-level template and produce estimates based on that assumption. This approach requires the development o f a quick synthesis capability which m a k es some behavioral choices (mimicking a full synthesis program). Important b e h a vioral choices include type of I/O, memory organization, pipelining issues, synchronization scheme, bus architecture, and controller design. This is a di cult problem, especially in the presence of tight timing constraints. Fortunately, designers or the environment often provide hints on what choices should be made. After the RT-level structure is obtained, the power is estimated by using any o f the RT-level techniques that will be described in Section 4.
Relevant data statistics such as the number of operations of a given type, bus and memory accesses, and I/O operations, are captured by static pro ling based on stochastic analysis of the behavioral description and data streams 20, 2 1 ] , o r dynamic proling based on direct simulation of the behavior under a typical input stream 22, 2 3 ]. Instruction-level or behavioral simulators are easily adapted to produce this information.
RT-Level Power Estimation
Most RT-level power estimation techniques use regression-based, switched capacitance models for circuit modules. Such techniques, which are commonly known as power macro-modeling, are reviewed next.
Regression-Based Models
A t ypical RT-level power estimation ow consists of the following steps:
1. Characterize every component in the high-level design library by s i m ulating it under pseudo-random data and tting a multi-variable regression curve (i.e., the power macro-model equation) to the power dissipation results using a least mean square error t 24]. 2. Extract the variable values for the macro-model equation from either static analysis of the circuit structure and functionality, o r b y performing a behavioral simulation of the circuit. In the latter case, a power co-simulator linked with a standard RTlevel simulator can be used to collect input data statistics for various RT-level modules in the design. 3. Evaluate the power macro-model equations for high-level design components which are found in the library by plugging the parameter values in the corresponding macro-model equations. 4. Estimate the power dissipation for random logic or interface circuitry by simulating the gate-level description of these components, or by performing probabilistic power estimation. The low l e v el simulation can be signi cantly sped up by t h e application of statistical sampling techniques or automata-based compaction techniques. The macro-model for the components may be parameterized in terms of the input bit width, the internal organization/architecture of the component, and the supply voltage level. Notice that there are cases where the construction of the macro-model of step (1) can be done analytically using the information about the structure of the gate-level description of the modules, without resorting to simulation as proposed by B e n i n i et al. in 25] . On the other hand, if the low-level netlist of the library components is not known (which m a y be the case for soft macros), step (1) can be replaced by data collection from past designs of the component followed by appropriate process technology scaling 26]. In addition, the macro-model equation in step (2) may be replaced by a table-look up with necessary interpolation equations.
In the following paragraphs, we r e v i e w v arious power macro-model equations which exhibit di erent l e v els of accuracy versus computation/information usage tradeo .
The simplest power macro-model, known as the power factor approximation technique 27], is a constant type m o del which uses an experimentally determined weighting factor to model the average power consumed by a given module per input change. For example, the power dissipation of an n n bit integer multiplier can be written as:
where V is the supply voltage level, C is the capacitive regression coe cient, and f activ is the activation frequency of the module (this should not be confused with the average, bit-level switching activity o f m ultiplier inputs).
The weakness of this technique is that it does not account for the data dependency of the power dissipation. For example, if one of the inputs to the multiplier is always 1, we w ould expect the power dissipation to be less than when both inputs are changing randomly. I n c o n trast, the stochastic power analysis technique proposed by Landman and Rabaey in 28] is based on an activity-sensitive macro-model, called the dual bit type m o del, which maintains that switching activities of high order bits depend on the temporal correlation of data, whereas lower order bits behave randomly. The module is thus completely characterized by its capacitance models in the sign and white noise bit regions. The macro-model equation form is then given by:
where C u and E u represent the capacitance coe cient and the mean activity o f t h e unsigned bits of the input sequence, while C xy and E xy denote the capacitance coe cient and the transition probability for the sign change xy in the input stream. n u and n s represent the number of unsigned and sign bits in the input patterns, respectively. Note that E u , E xy , and the boundary between sign and noise bits are determined based on the applied signal statistics collected from simulation runs. Expanding this direction, one can use a bitwise data model as follows:
where n is the number of inputs for the module in question, C i is the (regression) capacitance for input pin i, and E i is the switching activity for the i-th pin of the module. This equation can produce more accurate results by including, for example, spatio-temporal correlation coe cients among the circuit inputs. This will, however, signi cantly increase the number of variables in the macro-model equation, and thus the equation evaluation overhead.
Accuracy may be improved (especially, for components with deep logic nesting, such as multipliers) by p o wer macro-modeling with respect to both the average input and output activities (the input-output data model), that is:
where C I and C O represent the capacitance coe cients for the mean activities of the input and output bits, respectively. The dual bit type model or the bitwise data model may b e c o m bined with the input-output data model to create a more accurate, but more expensive, macro-model form. Recently, i n 2 9 ], the authors presented a 3D-table, power macro-modeling technique which captures the dependence of power dissipation in a combinational logic circuit on the average input signal probability, the average switching activity of the input lines, and the average (zero-delay) switching activity o f the output lines. The latter parameter is obtained from a fast functional simulation of the circuit. The paper also presents an automatic macro-model construction procedure based on random sampling principles. Note that the equation form and variables used for every module are the same (although the regression coe cients are di erent).
A parametric power model is described by Liu and Svensson in 30] , where the power dissipation of the various components of a typical processor architecture, including on-chip memory, busses, local and global interconnect lines, H-tree clock net, o -chip drivers, random logic, and data path, are expressed as a function of a set of parameters related to the implementation style and internal architecture of these components. For example, consider a typical on-chip memory (a storage array of 6-transistor memory cells) which consists of four parts: The memory cells, the row decoder, the column selection, the read/write circuits. The power model for a cell array o f 2 n;k rows and 2 k columns in turn consists of expressions for: (1) the power consumed by 2 k memory cells on a row during one pre-charge or one evaluation (2) the power consumed by t h e row decoder (3) the power needed for driving the selected row (4) the power consumed by the column select part and (5) the power dissipated in the sense ampli er and the readout inverter. For instance, the memory cell power (expression 1 in above) is given by:
Power memcell = 0 :5V V swing 2 k (C int + 2 n;k C tr ) where V swing is the voltage swing on the bit/bit line (which m a y be di erent for read versus write), C int gives the wiring-related row capacitance per memory cell, and 2 n;k C tr gives the total drain capacitances on the bit/bit line. Notice that during the read time, every memory cell on the selected row drives exactly bit or bit.
A salient feature of the above macro-model techniques is that they only provide information about average power consumption over a relatively large number of clock cycles. The above t e c hniques, which are suitable for estimating the average-power dissipation, are referred to as cumulative power macro-models. In some applications, however, estimation of average power only is not su cient. Examples are circuit reliability analysis (maximum current limits, heat dissipation and temperature gradient calculation, latchup conditions), noise analysis (resistive v oltage drop and inductive bounce on power and ground lines), and design optimization (power/ground net topology design, number and placement of decoupling capacitors, bu er insertion, etc.). In these cases, cycle-accurate (pattern-accurate) p o wer estimates are required.
Mehta et al. propose a clustering approach for pattern-accurate power estimation in 31]. This approach relies on the assumption that closely related input transitions have similar power dissipation. Hence, each input pattern is rst mapped into a cluster, and then a table look-up is performed to obtain the corresponding power estimates from precalculated and stored power characterization data for the cluster. The weakness of this approach is that, for e ciency reasons, the number of clusters has to be relatively small, which w ould introduce errors into the estimation result. In addition, the assumption that closely related patterns (e.g., patterns with short Hamming distance) result in similar power distribution may be quite inaccurate, especially when the mode-changing bits are involved, i.e., when a bit change may cause a dramatic change in the module behavior.
Addressing these problems, Wu et al. describe in 32] an automatic procedure for cycle-accurate macro-model generation based on statistical sampling for the training set design and regression analysis combined with appropriate statistical tests (i.e., the F test) for macro-model variable selection and coe cient calculation. The test identi es the most (least) power-critical variable to add to (delete from) the set of selected variables. The statistical framework enables prediction of the power value and the condence level for the predicted power value. This work is extended by Q i u et al. in 33] to capture \important" rst-order temporal correlations and spatial correlations of up to order three at the circuit inputs. Note that here the equation form and variables used for each module are unique to that module type. Experimental results show that power macro-models with a relatively small number of input variables (i.e., 8) predict the module power with a typical error of 5-10% for the average power and 10-20% for the cycle power.
The abovementioned high-level power macromodeling techniques are mostly applicable to the combinational modules (such as adders, multipliers) in the circuit. This is because the power consumption in a combinational circuit module can be fully determined from the statistical characteristics of the vector sequence applied to its primary inputs. As mentioned above, in some cases, it is bene cial to use variables related to the vectors which appear on the primary outputs to further improve the accuracy of the power macromodel for combinational modules. For sequential circuit modules, using only variables related to the external inputs and outputs is not enough to model the power consumption accurately This is because power consumption in sequential circuits strongly depends on the state transitions, which are not visible from outside. To generate an accurate power model for the sequential module, one thus needs to include some variables related to the internal state of the module.
For complex intellectual property (IP) cores, generating a power macro-model is even more challenging because of the following:
The IP core may h a ve i n ternal state variables it is therefore very di cult to generate an accurate power model for the IP core if we h a ve access to information about its primary inputs and primary outputs only. Therefore, it is desirable to construct a power macromodel for the IP core that includes variables related to not only its primary inputs/outputs, but also its internal state variables. At the system level, IP cores are usually speci ed behaviorally through input/output behavioral modeling. Power modeling however requires information about the internal states of the IP core. Therefore, it is necessary to modify the IP core speci cation at the system level so that the power model and power evaluation tool can retrieve the information they need for power estimation and optimization.
There may be thousands of internal state variables in the IP core. Using all of these variables will result in a power model which is too large to store in the system library and too expensive t o e v aluate. Furthermore, requiring information about all internal states greatly increases the complexity of IP core speci cation and puts undue burden on the IP vendor to reveal details about the IP core, which can otherwise be hidden from the IP user. To solve these problems, one needs to develop an IP power model constructor which will automatically generate power macromodels for IP cores using the minimum number of internal state variables. This may b e a c hieved by using a statistical relevance testing procedure such that only the \important" variables are retained in the power model. In this way, a p o wer macromodel with small number of variables, yet su cient accuracy, can be constructed.
Sampling-Based Models
RT-level power evaluation can be implemented in the form of a power co-simulator for standard RT-level simulators. The co-simulator is responsible for collecting input statistics from the output of the behavioral simulator and producing the power value at the end. If the co-simulator is invoked by the RT-level simulator every simulation cycle to collect activity information in the circuit, it is called census macro-modeling.
Evaluating the macro-model equation at each cycle during the simulation is actually a census survey. The overhead of data collection and macro-model evaluation can be high. To reduce the run time overhead, Hsieh et al. use simple random sampling to select a sample and calculate the macro-model equation for the vector pairs in the sample only 34]. The sample size is determined before simulation. The sampler macro-modeling randomly selects n cycles and marks those cycles. When the behavioral simulator reaches the marked cycle, the macro-modeling invokes the behavioral simulator for the current input vectors and previous input vectors for each module. The input statistics is only collected in these marked cycles. Instead of selecting only one sample of large size, we can select several samples of at least 30 units (to insure normality of sample distribution) before the simulation. Then the average value of sample means is the estimate of population mean. In this manner, the overhead of collecting input statistics at every
The macro-model equation is developed by using a training set of input vectors. The training set satis es certain assumptions such as being pseudo-random data, speech data, etc. Hence, the macro-model may become biased, meaning that it produces very good results for the class of data which b e h a ve similarly to the training set otherwise, it produces poor results. One way to reduce the gap between the power macro-model equation and the gate-level power estimation is to use a regression estimator as follows 34]. It can be shown that the plot of the gate-level power value versus a well-designed macro-model equation estimate for many functional units reveals an approximately linear relationship. Hence, the macro-model equation can be used as a predictor for the gate-level power value. In other words, the sample variance of the ratio of gate-level power to macro-model equation power tends to be much smaller than that of the gate-level power by itself. It is thus more e cient to estimate the mean value of this ratio and then use a linear regression equation to calculate the mean value of the circuit-level power. The adaptive macro-modeling thus invokes a gate-level simulator on a small number of cycles to improve the macro-model equation estimation accuracy. In this manner, the \bias" of the static macro-models is reduced or even eliminated. Experimental results show that the census macro-modeling incurs large error (an average of 30% for the benchmark circuits) compared to gate level simulation. The adaptive macro-modeling however exhibits an average error of only 5% which demonstrates the superiority of the adaptive macro-modeling technique.
Gate-Level Power Estimation
In CMOS circuits, power is mostly consumed during logic switching. This simpli es the power estimation problem to that of calculating the toggle count o f e a c h circuit node under a gate level delay m o d e l . Several gate level power estimation techniques have been proposed in the past. These techniques which o er orders of magnitude speed-up compared to the conventional simulation-based techniques at the circuit level, can be classi ed into two classes: dynamic and static. Dynamic techniques explicitly simulate the circuit under a \typical" input vector sequence (or input stream). The potential problem with these approaches is that the estimation results strongly depend on the input vector sequence, a phenomenon often described as pattern dependence. The static techniques do not explicitly simulate under any input vector sequence. Instead, they rely on statistical information (such as the mean activity and correlations) about the input stream. The pattern dependence problem in these techniques is less severe as these techniques either implicitly consider all input vector sequences or perform a \smoothing" operation on the input streams to reduce dependence on any given sequence.
Statistical Sampling
Existing techniques for power estimation at the gate and circuit-level can be divided into two classes: Static and dynamic. Static techniques rely on probabilistic information about the input stream (such as the mean activity of the input signals and their correlations) to estimate the internal switching activity of the circuit. While these are very e cient, their main limitation is that they cannot accurately capture factors such as slew rates, glitch generation and propagation, and DC ghting. Dynamic techniques explicitly simulate the circuit under a \typical" input stream. They can be applied at both the circuit and gate-level. Their main shortcoming is, however, that they are very slow. Moreover, their results are highly dependent on the simulated sequence. To alleviate this dependence, and thereby produce a trustworthy p o wer estimate, the required number of simulated vectors is usually high, which further exacerbates the run time problem. An example of direct simulation techniques is 35].
To address this problem, a Monte Carlo simulation technique was proposed in 36]. This technique uses an input model based on a Markov process to generate the input stream for simulation. The simulation is performed in an iterative fashion. In each iteration, a vector sequence of xed length (called sample) is simulated. The simulation results are monitored to calculate the mean value and variance of the samples. The iteration terminates when some stopping criterion is met (see Figure 1) . This approach su ers from three major shortcomings. First, when the vectors are regenerated for simulation, the spatial correlations among various inputs cannot be adequately captured, which m a y lead to inaccuracy in the power estimates. Second, the required number of samples, which directly impacts the simulation run time, is approximately proportional to the ratio between the sample variance and the square of the sample mean value. For certain input sequences, this ratio becomes large, thus signi cantly increasing the simulation run time. Finally, there is a general concern about the normality assumption of the sample distribution. Since the stopping criterion is based on such an assumption, if the sample distribution deviates signi cantly from the normal distribution (which m a y happen if the number of units per sample is small or the population distribution is ill-behaved), then the simulation may terminate prematurely. Ill-behaved population distributions that may cause premature termination include bimodal, multi-modal, and distributions with long or asymmetric tails.
The rst concern can be addressed by d e v eloping a sampling procedure which ran- The second (and to some extent, the third) concern can be addressed by developing more e cient sampling procedures. One such procedure, called strati ed r andom sampling, i s i n troduced in 37]. The key idea is to partition the population into disjoint subpopulations (called strata) in such a w ay that the power consumption characteristics within each stratum becomes more homogeneous. The samples are then taken randomly from each stratum. The units in each sample are allocated proportional to the sizes of the strata. This generally results in a signi cant reduction in the sampling variance (see Figures 2 and 3) .
The strati cation itself is based on a low-cost predictor (e.g., zero-delay p o wer estimation) which needs to be evaluated for every unit in the population. The zero-delay power estimates need not to produce high accuracy on a unit-by-unit basis indeed, they should only show high statistical correlation with circuit-level power estimates (see, for example, the scatter plot for the ISCAS-85 benchmark C1809 shown in Figure 4) . When the population size is large, one can use a two-stage strati ed sampling procedure to reduce the overhead of predictor calculation and strati cation. The proposed two-stage strati ed sampling technique can be easily extended to multi-stage sampling. sequences show a 10X improvement in the sampling e ciency 3) Di cult population distributions can be handled more e ectively.
Another e cient sampling procedure, called linear regression estimation, i s i n troduced in 34]. The key observation is that the sample variance of the ratio of circuitlevel power to zero-delay p o wer tends to be much smaller than that of the circuit-level power by itself. This can be easily seen by examining the scatter plots of circuit-level power versus zero-delay p o wer for a large number of circuits under a variety of input populations.
It is thus more e cient to estimate the mean value of this ratio and then use a regression equation to calculate the mean value of the circuit-level power. Experimental results again show a 10X improvement in the sampling e ciency compared to simple random sampling.
So far we h a ve only considered examples of parametric sampling techniques (i.e., those whose stopping criterion is derived by assuming normality of the sample distribution). A non-parametric sampling technique (i.e., those whose stopping criterion is derived without any a-priori assumption about the sample distribution) is presented in 38]. In general, non-parametric techniques do not su er from the premature termination problem however, they tend to be too conservative and lead to over-sampling to achieve the speci ed error and con dence levels. The technique of 38], which u s e s the properties of \order statistics", tries to reach a good trade-o between the estimation accuracy and the computational e ciency. More research is needed to assess the e ciency and robustness of non-parametric versus parametric sampling techniques.
For synchronous sequential circuits (e.g., nite state machines driven by a common clock), if we k n o w the state transition graph of the FSM, we can solve the ChapmanKolmogorov equations for the stationary state probabilities (cf. Section 5.5. Next, based on these probabilities, we can randomly generate a present-state vector which, along with a randomly generated external input vector, determines the next-state vector. With a second random external input vector (generated according to the statistics of the external input sequence), a unit of the power sample can be constructed. The subsequent units are generated by randomly setting the state line vectors followed by random generation of two external input vectors and power measurement. Unfortunately, the number of Chapman-Kolmogorov equations is exponential in the number of ip-ops, and hence this approach is not possible for large FSMs.
Existing statistical techniques for the estimation of the mean power in synchronous sequential circuits (e.g., nite state machines driven by a common clock) are classi ed into two groups: Hierarchical and at. The hierarchical technique performs behavioral or RT-level simulation of the target circuit for all units (i.e., external input patterns) in the user-speci ed population, and collects the state line values corresponding to each u n i t . Next, it treats the FSM as a combinational circuit (i.e., it cuts the sequential feedback lines) which receives an extended input sequence and which needs to be simulated at the circuit-level for accurate power estimation the new sequence is the concatenation of the external input line and the state line values. The FSM power estimation problem is thereby transformed into a sampling problem for the resulting combinational circuit (assuming that all the ip-ops are edge-triggered). The shortcomings of this technique are that it requires RT-level simulation of the target FSM for all units of the population and that the resulting state line values must be stored for sampling in the next phase. The rst problem is not critical since the RT-level simulation is orders of magnitude faster than the circuit-level simulation and hence we can a ord simulating the whole vector sequence at the RT-level. The second problem may be of concern if the length of the input sequence is large and the computer memory is limited.
The hierarchical technique takes a somewhat more complicated form when the input population is in nite in this case, the signal and transition probabilities of the state lines must be modeled by a Markov process which is, in turn, derived from a Markov model representation of the external input sequence. This problem has been tackled in 39], where the following two phase procedure is proposed: 1) Use sequence generation based on the given Markov model of each bit of the external input sequence and do Monte Carlo simulation to compute the signal probabilities and transition probabilities of each state line (and hence construct the corresponding Markov model for each state line) 2) Cut the feedback lines in the FSM and do Monte Carlo simulation on the combinational part of the FSM using the bit-level Markov models of the external input and state lines. A major disadvantage of this technique is that in the second step, while estimating power in the combinational circuit, spatial correlations between the signal lines are ignored. This introduces large errors in the power estimates.
The at technique 36, 40] consists of two phases: Warm-up period and random sampling. The purpose of the warm-up period is to perform a number of input vector simulations to achieve steady state probability conditions on the state lines. Only then, power sampling is performed. This is because, for meaningful power sampling, the state vectors fed into the circuit have to be generated according to their stationary state probability distribution in the FSM. The problems of how t o c hoose an initial state for each sample and how long the warm-up length should be, are discussed in 40]. A randomness test to dynamically decide the proper warm-up length is proposed in 41]. The test is applied to the sequence of power values observed during the warm-up period (a binning technique is used to transform the sequence of power values into a binary sequence so that the test can be applied). A major concern with this technique is that the randomness test should actually be applied to the sequence of state line patterns, rather than to the sequence of power values. The former task appears to be di cult.
In practice, the warm-up period requires a large number of simulated vectors (depending on the FSM behavior and characteristics of the external input sequence). This makes the e ciency of power estimation for sequential circuits much l o wer than that for combinational circuits.
In addition to estimating the mean value of the power dissipation in a circuit, theory of order statistics and strati ed sampling techniques have been used to estimate the maximum power dissipation 42] and the cumulative distribution function for the power dissipation 43]. This information is very useful to chip designers who are interested in reliability analysis and AC/DC noise analysis.
Probabilistic Compaction
Another approach for reducing the power simulation time is to compact the given long stream of bit vectors using probabilistic automata 44, 45] . The idea in 45] is to build a stochastic state machine (SSM) which captures the relevant statistical properties of a given, long bit stream, and then excite this machine by a small number of random inputs so that the output sequence of the machine is statistically equivalent to the initial one. The relevant statistical properties denote, for example, the signal and transition probabilities, and rst-order spatio-temporal correlations among bits and across consecutive time frames. The procedure then consists of decomposing the SSM into a set of deterministic state machines, and realizing it through SSM synthesis with some auxiliary inputs. The compacted sequence is generated by uniformly random excitement of such inputs. As an example, consider the input sequence shown in Figure 5 the corresponding SSM model is shown in Figure 6 , and the compacted sequence is shown in Figure 7 . The number of states in the probabilistic automaton is proportional to the number of distinct patterns in the initial vector sequence. Since this number may be large (i.e., worst-case exponential in the number of bits in each v ector), one has to manage the complexity b y either: 1) Partitioning the n bits into b groups with a maximum size of k bits per group and then building a probabilistic automaton for each group of bits independently 2) Partitioning the long vector sequence into consecutive blocks of vectors such that the number of distinct vectors in each block does not exceed some user de ned parameter, say K. The shortcoming of the rst approach is that one may generate a bit pattern (vector) that was not present in the initial sequence (since correlations across di erent groups of bits are ignored). This is, in turn, a problem in certain applications with forbidden input patterns (codes not used, illegal instructions, bad memory addresses, etc.). Thus, the second approach is often more desirable.
An improved algorithm for vector compaction is presented in 46]. The foundation of this approach is also probabilistic in nature: It relies on adaptive (dynamic) modeling of binary input streams as rst-order Markov sources of information and is applicable to both combinational and sequential circuits. The adaptive modeling technique itself (best known as dynamic Markov chain modeling) w as recently introduced in the literature on data compression 47] as a candidate to solve v arious data compression problems. This original formulation is extended in 46] to manage not only correlations among adjacent bits that belong to the same input vector, but also correlations between successive patterns. The model captures completely spatial correlations and rst-order temporal correlations and, conceptually, it has no inherent limitation to be further extended to capture temporal dependencies of higher orders.
A hierarchical technique for compacting large sequences of input vectors is presented in 48]. The distinctive feature of this approach is that it introduces hierarchical Markov chain modeling as a exible framework for capturing not only complex spatio-temporal correlations, but also dynamic changes in the sequence characteristics such as di erent input modes. The hierarchical Markov model is used to structure the input space into a h i e r a r c hy of macro-and micro-states: At the rst level in the hierarchy there is a Markov c hain of macro-states describing the input modes, whereas at the second level there is a Markov c hain of micro-states describing the internal behavior of each input mode. The primary motivation in doing this structuring is to enable a better modeling of the di erent stochastic levels that are present in sequences that arise in practice.
Another important property o f s u c h models is to individualize di erent operating modes of a circuit or system via higher levels in the hierarchical Markov model, thus providing a high adaptability to di erent system operating modes (e.g., active, standby, sleep, etc.). The structure of the model itself is general and, with further extensions, can allow an arbitrary number ofactivations of its sub-models. Once we h a ve constructed the hierarchy for the input sequence, starting with a macro-state, a compaction procedure with a speci ed compaction ratio is applied to compact the set of micro-states within that macro-state. When done with processing the current macro-state, the control returns to the higher level in the hierarchy and, based on the conditional probabilities that characterize the Markov c hain at this level, a new macro-state is entered and the process repeats.
This sequence compaction approach has been extended in 49] to handle FSMs. More precisely, i t i s s h o wn that: 1) Under the stationarity and ergodicity assumptions, complete capture of the characteristics of the external input sequence feeding into a target FSM is su cient to correctly characterize the joint (external inputs plus internal states) transition probabilities 2) If the external input sequence has order k, then a lagk Markov c hain model of this sequence will su ce to exactly model the joint transition probabilities in the target FSM 3) If the input sequence has order two or higher, then modeling it as a lag-one Markov c hain cannot exactly preserve e v en the rst-order joint transition probabilities in the target FSM. The key problem is thus to determine the order of the Markov source which models the external input sequence. In 50], based on the notion of block (metric) entropy, a t e c hnique for identifying the order of a composite source of information (that is, a source which emits sequences that can be piecewise modeled by Markov c hains of di erent orders) is introduced.
Results of these approaches show 1-4 orders of magnitude compaction (depending on the initial length and characteristics of the input sequence) with negligible error (i.e., 5% in most cases) using PowerMill as the simulator. As a peculiar property, note that none of these approaches needs the actual circuit to compact the input sequences.
Probabilistic Simulation
Power dissipation in CMOS circuits comes from three sources: 1) the leakage current, 2) the short-circuit which is due to the DC path between the supply rails during output transitions and 3) the charging and discharging of capacitive loads during logic changes. In a well-designed circuit, the contribution of rst two sources is relatively small. Therefore power dissipation at the gate level can be accurately approximated by only considering the charging and discharging of capacitive loads as given by:
Po w e r gate = 1 2T c V 2 dd X n C n sw n where T c is the clock period, V dd is the supply voltage, the summation is performed over all gates (nodes) in the circuit, C n is the load capacitance of node n and sw n is the average switching activity o f n o d e n (that is, the expected number of signal changes) per clock cycle.
In the above equation, sw n is related to the timing relationship (or delay) among the input signals of each gate. Indeed, the output signal of a node may c hange more than once due to unequal signal arriving times at its inputs. The power consumed by these extra signal changes is generally referred as the glitch power. If the contribution of the glitch p o wer is relatively small, one can approximate sw n by using the zero delay m o d e l , e. g. assuming that all logic changes propagate through the circuit instantaneously, a n d hence each n o d e c hanges logic value at most once. The ratio of the power estimations obtained under a real delay and the zero delay models re ects the signi cance of glitch power. A typical value for this ratio is 1:20. For some type of circuits, such as parity chains, adders, multipliers, this ratio could be well above 2 :0. For this type of circuits, the delay model becomes very important, that is, the delay c haracterization of each gate must be very accurate. Moreover, CMOS gates have an inertial delay. Only glitches with adequate strength (that is, glitch width) can overcome the gate inertia and propagate through the gate to its output. Accurate modeling of these e ects requires signi cantly longer execution time.
A direct simulative approach t o p o wer estimation would enumerate all pairs of input vectors and compute the number of logic changes per vector pair. The \average" switching activity is then the sum over all possible vector pairs of the product of the occurrence probability and the number of the logic changes for each v ector pair. This procedure will obviously be exponential in complexity. In the following, we review some important de nitions that will help manage this complexity:
1. Signal probability: The signal probability P s (n) of a node n is de ned as the average fraction of clock cycle in which the steady state value of n is logic one under the zero delay m o d e l .
2. Transition probability: The transition P ij t (n) of a node is de ned as the average fraction of clock cycles in which the steady state value of n undergoes a change from logic value i to logic value j under the zero delay model. Note that P 01 The concepts of signal and transition probabilities are very useful for power estimation under the zero delay model. Under the real delay model, the signal and transition probabilities are mainly used to describe the input vector statistics.
Under the zero delay m o d e l , P 01 t (n) + P 10 t (n) can replace the term sw n in the power calculation equation to give the power consumption for each node. With the temporal independence assumption, P 01 t (n) can be written as: P 01 t (n) = ( 1 ; P s (n))P s (n)
Therefore the simulation can be performed using one vector to obtain the signal probabilities instead of using two v ectors to explicitly calculate the transition probabilities. The early works for computing the signal probabilities in a combinational network adopt adopt the spatial independence assumption to keep the problem manageable. In Figure 8 , we use signal probability calculation based on OBDDs to illustrate how t h e spatial independence assumption improves the e ciency. Figure 8 (a) shows the example circuit. Figure 8 (b) shows the global function of node g represented by an OBDD. With the spatial independence assumption, the signal probability P s (g) can be calculated by recursively cofactoring the global function of g, that is: g = cg c + cg c P s (g) = P s (c)P(g c ) + ( 1 ; P s (c))P(g c )
In Figure 8 (b) , the left and right b r a n c hes of the root node compute g c and g c , respectively. By recursively applying these equations with respect to all OBDD variables, P s (g) can be computed e ciently by t r a versing each OBDD node exactly once using a dynamic programming approach. Without the spatial independence assumption, the second equation becomes invalid. In the worst case, one may need to explicitly enumerate all the disjoint cubes (paths in the OBDD representation) in function g to compute P s (g).
When we compute the signal probabilities using OBDD, the OBDDs can be either global or local. The former refers to OBDDs which are constructed in terms of the variables associated with circuit inputs, while the latter refers to OBDDs which a r e constructed in terms of the variables associated with some set of intermediate nodes in the fanin cone of the node in question.
We should point out that the temporal and spatial independence assumptions are only made to improve the e ciency at the cost of reducing the accuracy. These assumptions do not hold for most real-life input vectors. Therefore the ability t o d o p o wer estimation while accounting for real-life temporal and spatial correlations becomes an important criterion when comparing various estimation techniques.
The second class of the switching activity estimation techniques, called static techniques, do not explicitly simulate under the given input vector sequence. This class can be further divided into the following groups: exact and approximate.
Exact Probabilistic Analysis
These exact techniques provide the exact switching activity estimates under the assumed delay models and speci ed input statistics. This is achieved by implicitly exhaustive enumeration of all input vectors. Unfortunately, the worst case complexity of these approaches is exponential. Moreover, the data structures employed to perform the implicit enumeration are also exponential in the circuit input size. As a result, the feasibility of these techniques is restricted to small-size circuits.
Exact Techniques under the Zero Delay M o d e l
In 51], each of the circuit inputs is associated with a variable name that represents the input signal probability. Given the algebraic expressions, in term of these variables, of all fanin nodes of a internal circuit node g, an algebraic expression for g can be derived based on the node function of g. The signal probability o f e a c h circuit node g is then calculated from the derived algebraic expression. A much more e ective approach based OBDDs is proposed in 52]. This latter technique was illustrated with the example of The ordering of the OBDD variables is arranged so that c 1 The major disadvantage of this method is that it is computationally intractable, as the number of symbolic functions for each gate could be large. Moreover the symbolic functions could become very complicated when one attempts to model the glitch propagation mechanism accurately and potentially lter out glitches that have short width. So far no exact techniques have been proposed for considering the spatial correlation of input signals under either the zero or the real delay model. The di culty l i e s i n t h e fact that the spatial correlations can in general exist among every m-tuple of inputs where m ranges from 2 to the number of circuit inputs n. In the worst case, there is an exponential number of spatial correlation parameters that need to be considered compared to the 4n for the temporal correlation case.
Approximate Techniques
These techniques are developed as approximation techniques for the implicit enumeration approaches. They are referred as approximate probabilistic techniques mainly because the probabilistic quantities such as signal and transition probabilities are explicitly (vs. implicitly in exact techniques) propagated in the networks.
Probabilistic Techniques under the Zero Delay Model
An e cient algorithm to estimate the signal probability o f e a c h i n ternal node using pair-wise correlation coe cients among circuit nodes is proposed in 56]. This technique allows the spatial correlations between pairs of circuit input signals to be considered. A more general approach that accounts for spatiotemporal correlations, is proposed in 54]. The mathematical foundation of this extension is a four state time-homogeneous Markov chain where each state represents some assignment o f b i n a r y v alues to two lines x and y and each edge describes the conditional probability for going from one state to next.
The computational requirement of this extension can however be high since it is linear in the product of the numb e r o f n o d e s a n d n umber of paths in the OBDD representation of the Boolean function in question. A practical method using local OBDD constructions and dynamic level bounding is described by the authors.
This work has been extended to handle highly correlated input streams using the notions of conditional independence and isotropy of signals 57]. Based on these notions, it is shown that the relative error in calculating the signal probability of a logic gate using pairwise correlation coe cients can be bounded from above.
Probabilistic Techniques under the Real Delay M o d e l
In 58] ( CREST), the concept of probability waveforms is proposed to estimate the mean and variance of the current d r a wn by e a c h circuit node. Although CREST was originally developed for switch level simulation, the concept of probability w aveforms can be easily extended to the gate level as well. A probability w aveform consists of an initial signal probability and a sequence of transition events occurring at di erent time instances. Associated with each transition event is the probability of the signal change. In a probability w aveform one can calculate the signal probability a t a n y time instance t from the initial signal probability and probabilities of each transition event which occurred before t. The propagation mechanism for probability w aveforms is eventdriven in nature. For each transition event arrived at time t at the input of a gate g, a transition event i s s c heduled at the gate output at time t + d (d is the delay o f t h e gate) probability of the event is calculated based on the probability of the input events and the signal probabilities of other fanins at time t.
In 59] ( DENSIM) the notion of transition density which is the average number of transitions per second is proposed. It can replace SW n =T c in power calculation equation to compute the power dissipation for each node. An e cient algorithm based on Boolean di erence operation is proposed to propagate the transition densities from circuit inputs throughout the circuit with the transition density o f e a c h node calculated based on the following formula:
where y is the output of a node, x 0 i s are the inputs of y, D(y) is the transition density of node y and @y @x i is the Boolean di erence of y respect to x i . P( @y @x i ) is calculated using OBDDs. The accuracy of the transition density equation can be improved by considering higher order Boolean di erence 60].
Under the real delay model, the correlation between gate fanins is the major source of inaccuracy for the probabilistic techniques. Moreover, because the signals may c hange more than once, it is very di cult to accurately model these correlations. In 61], based on an assumption on the probability distribution function of the glitch width, a conceptual low-pass lter module is proposed that improves the accuracy of DENSIM.
In 62] ( TPS ), the concept of probability w aveforms is extended to partially account for the signal correlation among di erent gate fanins. The signal correlation is approximated by the steady-state correlations under the zero delay m o d e l . T o e ciently implement the techniques, the probability w aveform of a node is divided into four tagged waveforms based on initial and nal steady state. For an 2-input node g, there are 16 joint tagged waveforms at the gate inputs. After the probability w aveforms for all 16 joint tagged waveforms are calculated, they are combined into four tagged waveforms according to a forcing set Both DENSIM and TPSuse OBDDs to improve their e ciency their computational work can be divided into two phases. The rst phase constructs the required OBDDs and computes the signal probabilities or correlations using OBDDs the second phase computes either the transition density or the tagged waveforms during a post-order traversal from circuit inputs to circuit outputs.
Probabilistic Techniques for Finite State Machines
The abovementioned probabilistic methods for power estimation focus on combinational logic circuits. Accurate average switching activity estimation for FSMs is considerably more di cult than that for combinational circuits for two reasons: The probability of the circuit being in each of its possible states has to be calculated The present-state line inputs of the FSM are strongly correlated (that is, they are temporally correlated due to the machine behavior as represented in its State Transition Graph description and they are spatially correlated because of the given state encoding). A rst attempt at estimating switching activity in FSMs was presented in 55]. The idea is to \unroll" the next-state logic once (thus capturing the temporal correlations of present-state lines) and then perform symbolic simulation on the resulting circuit (which is hence treated as a combinational circuit). This method does not however capture the spatial correlations among present-state lines and makes the simplistic assumption that the state probabilities are uniform.
The above w ork was improved on in 63] as follows. For each state s i 1 i K in the STG, we associate a variable prob(s i ) corresponding to the steady-state probability of the machine being in state s i at t = 1. For each edge e in the STG, we h a ve e:Current signifying the state that the edge fans out from, e:Next signifying the state that the edge fans out to, and e:Input signifying the input combination corresponding to the edge. Given static probabilities for the primary inputs to the machine, we can compute prob(Input), the probability of the combination Inputoccurring. 1 We can compute prob(e:Input) using:
prob(e:Input) = prob(e:Current) prob(Input) where the g i 's are non-linear functions of the p i 's. We will denote the above equations as Y (P) = 0 o r a s P = G(P). In general the Boolean function f i can be written as a list of minterms over the i k and ps j and the corresponding g i function can be easily derived.
The xed point (or zero) of this system of equations P = G(P) ( o r Y (P) = 0) can be found using the Picard-Peano (or Newton-Raphson) iteration 65]. The uniqueness or the existence of the solution is not guaranteed for an arbitrary system of non-linear equations. However, since in our application we h a ve a correspondence between the non-linear system of equations and the State Transition Graph of the sequential circuit, there will exist at least one solution to the non-linear system. Further, convergence is guaranteed under mild assumptions for our application. Increasing the number of variables or the number of equations in the above system results in increased accuracy 148]. For a wide variety of examples, it is shown that the approximation scheme is within 1-3but is orders of magnitude faster for large circuits. Previous sequential switching activity estimation methods exhibit signi cantly greater inaccuracies.
Transistor-Level Power Estimation
Transistor-level simulators provide the highest accuracy for circuit power estimation. They are capable of handling various device models, di erent circuit design styles, single and multi-phase clocking methodologies, tristate drives, etc. However, they su er from memory and execution time constraints and are not suitable for large, cell-based designs. Circuit techniques for power measurement (capacitive and short-circuit power components) using the \power meters" is described in 66, 6 7 ] . A fast and accurate circuit-level simulator based on the stepwise equivalent conductance and piecewise linear waveform approximation has been described in 68].
PowerMill 69] is a transistor-level power simulator and analyzer which applies an event-driven timing simulation algorithm (based on simpli ed table-driven device models, circuit partitioning and single-step nonlinear iteration) to increase the speed by two to three orders of magnitude over SPICE while maintaining an accuracy of within 10power information (instantaneous, average and RMS current v alues) as well as the total power consumption (due to capacitance currents, transient short circuit currents, and leakage currents).
Conclusions
The increased degree of automation of industrial design frameworks has produced a substantial change in the way digital ICs are developed. The design of modern systems usually starts from speci cations given at a very high level of abstraction. This is because existing EDA tools are able to automatically produce low-level design implementations directly from descriptions of this type.
It is widely recognized that power consumption has become a critical issue in the development of digital systems then, electronic designers need tools that allow them to explicitly control the power budget during the various phases of the design process. This is because the power savings obtainable through automatic optimization are usually more signi cant than those achievable by means of technological choices (e.g., process and supply-voltage scaling).
In this paper, we h a ve p r o vided a non-exhaustive review of existing methodologies and tools for high-level power modeling and estimation, as well as for power-constrained synthesis and optimization. Such methodologies and tools are younger and, therefore, less developed than those available at the gate and circuit-level. A wealth of research results and a few pioneering commercial tools have appeared nonetheless in the last couple of years. We expect this eld to remain quite active in the foreseeable future. New trends and techniques will emerge, some approaches described in this review will consolidate, while others will become obsolete this is in view of technological and strategic changes in the world of microelectronics.
